Verilog HDL Introduzida em 1985 pela Gateway Design System Corporation Após 1990, passou a ser de domínio público, e em 1995 passou a ser padrão IEEE

Transcrição

1 Verilog HDL

2 Verilog HDL Introduzida em 1985 pela Gateway Design System Corporation Após 1990, passou a ser de domínio público, e em 1995 passou a ser padrão IEEE

3 Verilog HDL vs. VHDL Verilog HDL é mais próxima a C VHDL é mais próxima a ADA Considerada mais fácil de aprizado, pois necessita de menos código para especificar projeto

4 module simple; $monitor(" %0d %b %b %b", $time, A reg [0:7] A, B; reg C; initial begin: stop_at #20; $stop; initial begin: Init A = 0; $display("time A B C"); always begin: main_process #1 A = A + 1; #1 B[0:3] = ~A[4:7]; #1 C = &A[6:7]; module

5 module simple; reg [0:7] A, B; reg C; initial begin: stop_at #20; $stop; $stop initial begin: Init A = 0; $display("time A B C"); $monitor(" %0d %b %b %b", $time, A, B, C); always begin: main_process #1 A = A + 1; #1 B[0:3] = ~A[4:7]; #1 C = &A[6:7]; module

6 module simple; reg [0:7] A, B; reg C; initial begin: stop_at #20; $stop; initial begin: Init A=0 $display $stop A = 0; $monitor $display("time A B C"); $monitor(" %0d %b %b %b", $time, A, B, C); always begin: main_process #1 A = A + 1; #1 B[0:3] = ~A[4:7]; #1 C = &A[6:7]; module

7 module simple; reg [0:7] A, B; reg C; initial begin: stop_at #20; $stop; initial begin: Init A = 0; A=A+1 $monitor $stop $display("time A B C"); $monitor(" %0d %b %b %b", $time, A, B, C); always begin: main_process #1 A = A + 1; #1 B[0:3] = ~A[4:7]; #1 C = &A[6:7]; module

8 module simple; reg [0:7] A, B; reg C; initial begin: stop_at #20; $stop; initial begin: Init A = 0; B[0:3] = $monitor $stop $display("time A B C"); $monitor(" %0d %b %b %b", $time, A, B, C); always begin: main_process #1 A = A + 1; #1 B[0:3] = ~A[4:7]; #1 C = &A[6:7]; module

9 module simple; reg [0:7] A, B; reg C; initial begin: stop_at #20; $stop; initial begin: Init C = &A[6:7] $stop $monitor A = 0; $display("time A B C"); $monitor(" %0d %b %b %b", $time, A, B, C); always begin: main_process #1 A = A + 1; #1 B[0:3] = ~A[4:7]; #1 C = &A[6:7]; module

10 module simple; reg [0:7] A, B; reg C; initial begin: stop_at #20; $stop; initial begin: Init A = 0; A=A+1 $monitor $stop $display("time A B C"); $monitor(" %0d %b %b %b", $time, A, B, C); always begin: main_process #1 A = A + 1; #1 B[0:3] = ~A[4:7]; #1 C = &A[6:7]; module

11 module simple; reg [0:7] A, B; reg C; initial begin: stop_at #20; $stop; initial begin: Init A = 0; B[0:3] = $monitor $stop $display("time A B C"); $monitor(" %0d %b %b %b", $time, A, B, C); always begin: main_process #1 A = A + 1; #1 B[0:3] = ~A[4:7]; #1 C = &A[6:7]; module

12 module simple; reg [0:7] A, B; reg C; initial begin: stop_at #20; $stop; initial begin: Init C = &A[6:7] $stop $monitor A = 0; $display("time A B C"); $monitor(" %0d %b %b %b", $time, A, B, C); always begin: main_process #1 A = A + 1; #1 B[0:3] = ~A[4:7]; #1 C = &A[6:7]; module

13 module simple; reg [0:7] A, B; 20 reg C; initial begin: stop_at #20; $stop; $stop initial begin: Init A = 0; $display("time A B C"); $monitor(" %0d %b %b %b", $time, A, B, C); always begin: main_process #1 A = A + 1; #1 B[0:3] = ~A[4:7]; #1 C = &A[6:7]; module

14 Resultado do Primeiro Exemplo Time A B C xxxxxxxx x xxxxxxxx x xxxx x xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx 0 Stop at simulation time 20

15 Números e Comentários 549 // decimal number 'h 8FF // hex number 'o765 // octal number 4'b11 // 4-bit binary number 'b10x // 3-bit binary number with least /* significant bit unknown */ 5'd3 // 5-bit decimal number -4'b11 // 4-bit two's complement of 0011

16 Descrição em Verilog HDL module <module name> (<port list>); <declares> <module items> module inputs outputs inouts

17 Descrição em Verilog HDL module <module name> (<port list>); <declares> <module items> module regs + wires memories functions + tasks

18 Descrição em Verilog HDL module <module name> (<port list>); <declares> <module items> module initial + always assinalamentos contínuos (assign) instâncias de módulos

19 Exemplos module NAND(in1, in2, out); input in1, in2; output out; // continuous assign statement assign out = ~(in1 & in2); module

20 Exemplos module AND(in1, in2, out); // Structural model of AND gate from two NANDS input in1, in2; output out; wire w1; // two instantiations of the module NAND NAND NAND1(in1, in2, w1); NAND NAND2(w1, w1, out); module

21 Exemplos module test_and; reg a, b; wire out1, out2; initial begin // Test data a = 0; b = 0; #1 a = 1; #1 b = 1; #1 a = 0; initial begin $monitor("time=%0d a=%b b=%b out1=%b out2=%b $time, a, b, out1, out2); AND gate1(a, b, out2); NAND gate2(a, b, out1); module

22 Referências e Concatenações initial begin: int1 A = 8'b ; B = {A[0:3] A[4:7], 4'b0000}; C = {2{4'b1011}}; //C = 8'b C = {{4{A[4]}}, A[4:7]}; // first 4 bits are sign exted

23 Memórias reg [31:0] Mem [0:1023]; Mem[0] A = Mem[0]; B = A[3:1];

24 Operações Operações similares a C ~ Bitwise negation & Bitwise AND Bitwise OR ^ Bitwise XOR ~& Bitwise NAND ~ Bitwise NOR ~^ or ^~ Equivalence Bitwise NOT XOR

25 Operações Unárias & AND OR reduction ^ XOR reduction ~& NAND reduction ~ NOR reduction ~^ XNOR reduction

26 Fluxo de Controle if (A == 4) begin B = 2; else begin B = 4; case (sig) 1'bz: $display("signal is floating"); 1'bx: $display("signal is unknown"); default: $display("signal is %b", sig); case

27 Fluxo de Controle for(i = 0; i < 10; i = i + 1) begin $display("i= %0d", i); repeat (5) begin $display("i= %0d", i); i = i + 1; i = 0; while(i < 10) begin $display("i= %0d", i); i = i + 1;

28 Controle de Tempo Delay #10 a = 3; Ocorrência de (posedge clock2) A = (A or B or C) D = A + B + C;

29 Referencias Cver Tutorial Verilog Informacoes Gerais

30 Projeto RTL Blocos Lógicos Combinacionais or b or c) begin case (a) 2 b00: d = b + c; 2 b01: d = b c; 2 b10: d = b * c; 2 b11: d = b / c; case b c b c b c b c + * / d

31 Projeto RTL Registradores (posedge clk) a D Q d d = a; clk

32 Projeto RTL Registradores (posedge clk) begin case (a) 2 b00: d = b + c; 2 b01: d = b c; 2 b10: d = b * c; 2 b11: d = 0; case b c b c b c 0 + * clk D Q d

33 Projeto RTL Memória AD[3:0] DO[15:0] DI[15:0] WR reg [15:0] R [0:7];

34 module urisc; reg [15:0] PC; reg IF, ID, EX, WB, CLK; (posedge CLK) {IF,ID,EX,WB} = {WB,IF,ID,EX}; (posedge CLK) PC = (IF)?PC+1:PC; initial begin IF = 1; ID = 0; EX = 0; WB = 0; PC = 0; CLK = 0; $display("%10d: CLK=%d IF=%d ID=%d...", $time,clk,if,id,ex,wb,pc); forever begin #10 CLK = 1; # 0 $display("%10d: CLK=%d IF=%d ID=%d...", $time,clk,if,id,ex,wb,pc); #10 CLK = 0; # 0$display("%10d: CLK=%d IF=%d ID=%d...", $time,clk,if,id,ex,wb,pc); if ($time > 100) $finish; module